High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography

Published in IEEE Transactions on Computers., 2023

Recommended citation: Weihang Tan, Antian Wang, Xinmiao Zhang, Yingjie Lao, and Keshab K. Parhi. "High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography." IEEE Transactions on Computers.. 2023.

This paper propose a modular polynomial multiplication in power-of-two modulo using fast finite impulse response (FIR) filter architecture originally designed for digital signal processing.’

Download paper here

Recommended citation: Weihang Tan, Antian Wang, Xinmiao Zhang, Yingjie Lao, and Keshab K. Parhi. “High-Speed VLSI Architectures for Modular Polynomial Multiplication via Fast Filtering and Applications to Lattice-Based Cryptography.” IEEE Transactions on Computers.. 2023